

K.K.Wagh Institute of Engineering Education and Research, Nashik (Autonomous w.e.f. A.Y.2022-23) Department of E & TC Engineering Course Structure: Semester-I F.Y. M. Tech E &TC (VLSI & Embedded)- 2024 Course

Course Teaching Course Title of Course **Evaluation Scheme and Marks** Credits Code Type Scheme Hrs./week TU PR CCE TW PR TH End TU OR Total TH TU Total In Sem Sem 2402501 **Embedded Product Design** PCC 3 1 20 60 20 25 125 3 1 4 _ _ _ _ 2402502 PCC ASIC Design 4 20 60 20 100 4 4 -_ _ _ -_ -VLSI Design Verification and 2402503 PCC 20 4 20 60 100 4 4 _ -_ _ _ _ _ Testing 2402504 PEC Elective 1 A: Linux in Embedded System 20 125 3 20 60 25 3 1 4 1 _ _ _ _ **B:** Static Timing Analysis C: MEMS and Microsystem Design 2402505 **Research Methodology and** HSSM 3 20 60 20 100 3 3 _ _ _ _ _ _ _ IPR PCC 2402506 Lab Practice-1 50 100 6 50 3 3 _ _ _ 2 6 50 50 50 650 17 2 3 Total 17 100 300 100 22

Abbreviations : TH : Theory PR : Practical TU : Tutorial OR : Oral CA: Continuous Comprehensive Evaluation TW: Termwork

The credits of PR shall be based on combined evaluation of TW+PR+OR



K.K.Wagh Institute of Engineering Education and Research, Nashik (Autonomous w.e.f. A.Y.2022-23) Department of E & TC Engineering Course Structure: Semester-II F.Y. M. Tech E &TC (VLSI & Embedded)- 2024 Course

Course Code	Course Type	Title of Course	5	eaching Evaluation Scheme and Marks Scheme rs./week				Credits								
			TH	TU	PR	In Sem	End Sem	CCE	TU	TW	OR	Total	ТН	TU	PR	Total
2402511	РСС	Real Time Embedded System	3	-	-	20	60	20	-	-	-	100	3	-	-	3
2402512	PCC	ML in Chip Design	3	-	-	20	60	20	-	-	-	100	3	-	-	3
2402513	PCC	VLSI for AI & Neural Networks	3	1	-	20	60	20	25	-	-	125	3	1	-	4
2402514	PEC	Elective II A: Embedded Computing and Networking B: VLSI Architectures for DSP C: Advanced IoT Applications	3	1	-	20	60	20	25	-	-	125	3	1	-	4
2402515	PCC	Lab Practice 2	-	-	6	-	-	-	-	50	50	100	-	-	3	3
2402516	AEC	Seminar1	-	-	6	-	-	-	-	50	50	100	-	-	3	3
2402517	VSEC	Software application for professional skill upgradation (LATEX, Power Point &Excel)	-	-	4	-	-	-	-	50	-	50	-	-	2	2
		Total	12	2	16	80	240	80	50	15 0	10 0	700	12	2	8	22

The credits of PR shall be based on combined evaluation of TW+PR+OR



K.K.Wagh Institute of Engineering Education and Research, Nashik (Autonomous w.e.f. A.Y.2022-23) Department of E & TCEngineering Course Structure: Semester-III S.Y.M.Tech (VLSI and Embedded System)-2024 course

Course Code	Course Type	Title of Course		ching So Hrs./we			Eval	luation S	Scheme	and Ma	arks			Cr	edits	
			ТН	TU	PR	In Sem	End Sem	CCE	TU	TW	OR	Total	ТН	TU	PR	Total
2402601	PEC	Elective III A:Communication Buses and standards B:Automotive embedded Product Development C:Embedded Systems Security	3	-	-	20	60	20	-	-	_	100	3	-	-	3
2402602	VEC	Introduction to Constitution	2		-	-	30	20	-	-	-	50	2	-	-	2
2402603	PROJ	Dissertation Phase-I	-		20	-	-		-	100	100	200	-	-	10	10
2402604	TLO	Internship	-		10	-	-	-	-	100	100	200	-	-	5	5
		Total	5		30	20	90	40	-	200	200	550	5	-	15	20

The credits of PR shall be based on combined evaluation of TW+PR+OR

S4 will be seminar on internship and report submission. The internship of minimum 4 weeks is required to be done after 2nd semester examination.



K.K.Wagh Institute of Engineering Education and Research, Nashik (Autonomous w.e.f. A.Y.2022-23) Department of E &TC Engineering Course Structure: Semester-IV S.Y. M.Tech (VLSI and Embedded System)-2024 course

Course Code	Course Type	Title of Course		hing So Irs./we	cheme ek		1	Evaluati	ion Sche	me and	Marks	5			Cre	dits	
			ТН	TU	PR	In Sem	End Sem	CC E	TU	TW	PR	OR	Total	ТН	TU	PR	Total
2402611	PROJ	Dissertation Phase-II	-		32		-	-	-	200	-	100	300	-	-	16	16
		Total			32	-	-	-	-	200	-	100	300	-	-	16	16

The credits of PR shall be based on combined evaluation of TW+PR+OR



K. K. Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	F. Y. M.	Tech.(VLSI and Ember Pattern 2024 Semeste	• /				
	24025	01 : Embedded Produc	-				
Teaching	Scheme:	Credit Scheme:	Examination Schem	e:			
•	03 hrs/week 01hrs/week	04	InSem Exam: 20Marks Continuous Assessment: 20Marks End Sem Exam: 60Marks Tutorial: - 25				
-	site Courses, if any: Semic						
Course C	Dutcomes: On completion o	f the course, students wi	ll be able to-				
		Course Outcomes		Bloom's Level			
CO1	Find specifications and	design challenges of en	nbedded products	Applying			
CO2	Estimate cost of embed	lded product		Understanding			
CO3	1	Understand the aspects of Mechanical Packaging, Testing, reliability and failure analysis, EMI/RFI Certification and Documentation					
CO4		Demonstrate the knowledge of embedded product design related hardware and software design tools					
CO5	Learn all aspects of an product.	applications and it impro	oves the quality of a	Remembering			
	μ	COURSE CONTEN	TS				
Unit I	Overview of Emb	edded Products	(08hrs)	COs Mapped – CO1			
	esign challenges, product sur ng of the design into its soft ng.						
Unit II	Design Models a	nd Techniques	(07hrs)	COs Mapped – CO2			
Various n	nodels of development of ha	rdware and software, th	eir features, different P	rocessor			
	y, IC technology, Design Te		-	-			
Unit III	Hardware and So	ftware Modules	(07hrs)	COs Mapped – CO3			
	l s, Custom Single-purpose pr g, Design technology-Hardv						

Unit IV	Testing and verification	(07hrs)	COs Mapped –							
			CO4							
Embeddec	l products-areas of technology, Design and verification	on, Integration of the	e hardware and							
software c	oftware components, testing- different tools, their selection criterion.									
Unit V	Documentation	(07hrs)	COs Mapped –							
			CO5							
Mechanic	al Packaging, Testing, reliability and failure analysis,	communication pro	tocols, Certification							
(EMI/ RF	I) and its documentation. Study of any two real life en	nbedded products ir	n detail.							
	Text Books									
1. "En	nbedded System Design" by Marwedel P, Springer Pu	iblication								
Reference Books										
1 "E	1 "Embedded System Design: A Unified Hardware/Software Introduction" by Vahid Frankand									

- 1. "Embedded System Design: A Unified Hardware/Software Introduction" by Vahid Frankand Tony Givargis, Student Edition, John Wiley Publication
- 2. "Embedded Systems A Contemporary Design Tool" by James K. Peckol, Wiley publication

	Strengtl	ı of CO	-PO/PSO M	lapping		
	POs				_	
	1	2	3	4	5	6
CO1	3	-	2	-	-	-
CO2	3	-	2	-	-	-
CO3	3	-	2	-	-	-
CO4	3	-	-	3	-	-
CO5	3	3	-	-	-	-

	Guidelines for Continuous Assessment of Theory Course						
Sr. No.	Components for Continuous Assessment	Marks					
		Allotted					
1	Assignment:	20					
	Assignment No. 1 - Unit 1, 2 (10 Marks)						
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)						
2	Test	20					
	Test 1 (15 Marks)						
	Test 2 (15 Marks)						



K. K. Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	F. Y. M. '	Fech. (VLSI and Embe Pattern 2024 Semeste	• /			
		2402502: ASIC Desi	<u> </u>			
Teaching	g Scheme:	Credit Scheme:	Examination Schem	ne:		
Theory : Practica	03 hrs/week l :	04	InSem Exam: 20Ma Continuous Assessr End Sem Exam: 60	nent:20Marks		
Prerequ	isite Courses, if any: Semic	onductor Theory, Mathe	matics			
Course (Dutcomes: On completion o	f the course, students wi	ll be able to-			
		Course Outcomes		Bloom's Level		
CO	I Illustrate the idea of AS	SIC, Data logic cells		Understanding		
CO2	2 Explore knowledge of ASIC interconnect.	ASIC design flow along	with programmable	Understanding		
COS	B Discuss about low leve	l design in ASIC constru	action.	Applying		
CO4	Understand issues and implementation	PGA design and	Applying			
CO	5 Apply ASIC constructi	on floor planning and pl	acement and routing	Analyzing		
		COURSE CONTEN	TS	·		
Unit I	Introduction to ASICs		(07hrs)	COs Mapped – CO1		
	ASICs , Design flow , Econo s , I/O cells – cell compilers.		cell libraries , CMOS lo	ogic cell data path		
Unit II	ASIC design		(08hrs)	COs Mapped –		
ASIC Library design: Transistors as resistors , parasitic capacitance , logical effort Programmabl						
	, .	· 1 1	itance , logical effort P	CO2		
	ftware: Design system, logic	synthesis, half gate AS	itance , logical effort P	CO2 Programmable ASIC COs Mapped –		
design so Unit III	ftware: Design system, logic	synthesis, half gate AS sign entry:	itance , logical effort P IC. (08hrs)	CO2 Programmable ASIC COs Mapped – CO3		
design so Unit III Schemati	ftware: Design system, logic Low level de	synthesis, half gate AS sign entry: guages, PLA tools, EDII	itance , logical effort P IC. (08hrs)	CO2 Programmable ASIC COs Mapped – CO3		
design so Unit III Schemati Unit IV	ftware: Design system, logic Low level de c entry. low level design lang	e synthesis, half gate AS sign entry: guages, PLA tools, EDII	itance , logical effort P IC. (08hrs) F, overview of VHDL a (08hrs)	CO2 Programmable ASIC COs Mapped – CO3 and Verilog COs Mapped –		

Floor planning & placement, Routing ,Low power VLSI design techniques, Technology Challenges

Text Books

- 1. "Application specific Integrated Circuits", J.S. Smith, Addison Wesley.
- "Principles of CMOS VLSI Design : A System Perspective", N. Westle & K. Eshraghian ,Addison – Wesley Pub.Co.1985.

Reference Books

- 1. Basic VLSI Design :Systems and Circuits, Douglas A. Pucknell & Kamran Eshraghian, Prentice Hall of India Private Ltd., New Delhi, 1989.
- 2. Introduction to VLSI System, C. Mead & L. Canway, Addison Wesley Pub
- 3. Introduction to NMOS & VLSI System Design, A. Mukharjee, Prentice Hall
- 4. The Design & Analysis of VLSI Circuits, L. A. Glassey & D. W. Dobbepahl, Addison Wesley Pub Co. 1985.
- 5. Digital Integrated Circuits: A Design Perspective, Jan A. Rabey, Prentice Hall of India Pvt Ltd

	Stre	Strength of CO-PO/PSO Mapping									
	POs	POs									
	1	2	3	4	5	6					
CO1	2	-	-	2	-	-					
CO2	2	-	-	2	-	-					
CO3	2	-	-	2	-	-					
CO4	2	-	-	2	-	-					
CO5	2	-	-	2	-	-					

	Guidelines for Continuous Assessment of Theory Course						
Sr. No.	Components for Continuous Assessment	Marks					
		Allotted					
1	Assignment:	20					
	Assignment No. 1 - Unit 1, 2 (10 Marks)						
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)						
2	Test	20					
	Test 1 (15 Marks)						
	Test 2 (15 Marks)						



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

		Fech.(VLSI and Embed Pattern 2024 Semester SI Design Verification	:I			
Teaching	Scheme:	Credit Scheme:	Examination Scheme	:		
Theory :	03 hrs/week	03	InSem Exam: 20Marks Continuous Assessment: 20Marks End Sem Exam: 60Marks			
Prerequis	site Courses, if any: UG Co	urses on Digital Electron	ics and VLSI Design &	Technology		
Course C	Dutcomes: On completion of	f the course, students will	l be able to-			
		Course Outcomes		Bloom's Level		
C01	Understand basics of m	odeling and simulation.		Understanding		
CO2	Identify and model faul	t.		Understanding		
CO3	Apply compression tech	nnique and understand th	e self-checking system.	Applying		
CO4	Understand design for t	estability.		Understanding		
C05	Understand system testi	ing & core based design.		Understanding		
		COURSE CONTENT	ſS	•		
Unit I	Modeling and Logic Simu	lation:	(07hrs)	COs Mapped – CO1		
simulatior Hazard De	l modeling at the logic and t n, unknown logic value, com etection. Fault Modeling and Fault	piled simulation, Event-o				
				CO2		
Dominanc Testing fo fault sim	ault models, Fault detectio ce, Single stuck-fault models or single stuck fault and Brid ulation, Deductive fault so onal circuits, Fault sampling	s, Multiple stuck fault m lging fault, General fault simulation, Concurrent	odel, stuck RTL variabl simulation techniques, fault simulation, Fau	es, Fault variables. Serial and Parallel		
Unit III	Compression techniques System:	and Self checking	s (07hrs)	COs Mapped – CO3		
Parity – c Bit Errors totally se	spects of compression techn heck compression, Syndrom s, self– checking checkers, 1 elf-checking equality check onal circuits.	e testing and Signature A Parity – check function	Analysis, Self checking , totally self-checking r	Design, Multiple – n/n code checkers		

Unit IV	Design for testability	(07hrs)	COs Mapped –				
			CO4				
Scan and	Boundary scan architectures, JTAG, Built-in Self-test	(BIST) and current-ba	sed testing, analog				
test bus st	andard.						
Unit V	System test and core-based design	(07hrs)	COs Mapped –				
			CO5				
ATPG, Er	nbedded core test fundamentals. Design verification t	echniques based on sim	nulation, analytical				
and forma	al approaches, Functional verification, Timing verifica	tion, Formal verificatio	n, Basics of				
equivalen	ce checking and model checking, Hardware emulation	1.					
	Text Books						
1. "E	Essentials of Electronic Testing for Digital, Memory a	nd Mixed-Signal VLSI	Circuits", by				
Bı	ushnell M L, Agrawal V D, Kluwer Academic Publish	ners					
2. "I	Digital systems and Testable Design" by, Abramovici	M, Breuer M A and Fri	edmanA D, Jaico				
Publications							
Reference Books							
1 "Г	Design Test for Digital IC's and Embadded Core Syste	ma" by Crouch A I D	contian Unll				

1. "Design Test for Digital IC's and Embedded Core Systems" by Crouch A L, Prentice Hall

2. "Introduction to Formal Hardware Verification" by Kropf T, Springer Publications

	Streng	th of CC	-PO/PSO	Mapping		
	POs					
	1	2	3	4	5	6
CO1	-	-	3	3	-	-
CO2	-	-	3	3	-	-
CO3	-	-	3	3	-	-
CO4	-	-	3	3	-	-
CO5	-	-	3	3	-	-

Sr. No.	Components for Continuous Assessment		
		Allotted	
1	Assignment:	20	
	Assignment No. 1 - Unit 1, 2 (10 Marks)		
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)		
2	Test	20	
	Test 1 (15 Marks)		
	Test 2 (15 Marks)		



K.K.Wagh Institute of Engineering Education and Research, Nashik

Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

		Ň		,	
		F. Y. M. '	Fech.(VLSI and Embed	ded System)	
			Pattern 2024 Semester	: I	
		2402504A: I	Linux in Embedded syst	tem(Elective I)	
Teaching	Examination Scheme	:			
Theory :	Theory :03 hrs/week 04 InSem Exam: 20Ma			InSem Exam: 20Mar	ks
Tutorial:	- 25	5		Continuous Assessme	ent:
				20Marks End Sem E	xam:
				60Marks	
				Tutorial: - 25	
Prerequi	site	Courses, if any: Embed	ded System		
Course (Dutc	omes: On completion of	f the course, students will	l be able to-	
			Course Outcomes		Bloom's Level
CO1	O1 Create complex applications with multiple processes and threads incorporating synchronization and inter-process communication features				Applying
CO2	2	Understand kernel basic	28		Understanding
CO3	CO3 Recognize the standard Linux and Embedded file systems and emulate simple tasks based on the file system.			Applying	
CO4	ļ	-	management system usin	ig ARM	Applying
CO5	;	Understand embedded	Linux development mode	el.	Understanding
		1	COURSE CONTENT	ſS	
Unit I	Linı	ux OS Introduction:		(08hrs)	COs Mapped – CO1
Executabl	le fil	e layout User Level Pro	emons, Threads, System ogramming: Creating Pro program, Semaphores,	ocesses, Linking/Loadir	ig, Signals, Shared
Unit II	Ker	rnel Internals Basics: (08hrs)			COs Mapped – CO2
Process Ir	ntern	al representation, Linux	File System Abstraction	, Virtual File system, iN	Nodes, files, /proc,
Karnal O	leue	Data Structure, Memor	y Allocation (buddy syste	em, slab cache), Embed	ded File systems
				(001)	
	Wor	king with Kernel Artifa	cts:	(08hrs)	COs Mapped –
Unit III					CO3
Unit III Kernel La	ayers	, Basic Driver Architec	ture,Device drivers, Kern	nel configuration.Block	CO3 & character driver
Unit III Kernel La distinction	ayers n, Lo	, Basic Driver Architec ow level drivers, OS dr		nel configuration.Block minor number, Interfa	CO3 & character driver ces to driver read

Unit IV Interrupt Management:	(ASh ra)	COs Mannad				
Unit IV Interrupt Management:	(08hrs)	COs Mapped –				
		CO4				
Interrupt Handling in Normal Processor, Traditional ARM7 multi mode interrupts, Interrupt Control						
Mechanism, Interrupts and bottom halves, Writing interrupt dr	iven drivers, Implement	ting bottom				
halves, Kernel Threads & Work Queues, Kernel timer, Jiffies,	Timer interrupts					
Unit V Linux Control Groups and TCP/IP Networking:	(08hrs)	COs Mapped –				
		CO5				
Resource limiting, Prioritization, Accounting and Control,	Sockets APIs, Client a	and Server design,				
Remote Procedure Call Embedded Linux Specific: Boot	sequence, I2C, SPI dr	iver structure and				
application, Study of Simulated PCI driver, Linux Kernel Stru-	cture, BSP.					
	,					
Text Books						
1. "Embedded Linux Primer: A Practical Real World Appr	oach" by Christopher H	allinan, Wiley,				
Ninth Edition	5 1	, ,,				
Reference Books						
1. "Operating System Concepts" by Abraham Silberschat	z, Peter B. Galvin, Greg	g Gagne, Wiley,				
Ninth Edition						
2. "Linux Device Drivers" by Jonathan Corbet, Alessand	2. "Linux Device Drivers" by Jonathan Corbet, Alessandro Rubini, O'Reilly, Third Edition					

"Linux Device Drivers" by Jonathan Corbet, Alessandro Rubini, O'Reilly, Third Edition
 "Building Embedded Linux Systems" by KarimYaghmour, O'Reilly & Associates

	Strength of CO-PO/PSO Mapping								
	POs	POs							
	1	2	3	4	5	6			
CO1	2	-	3	-	-	-			
CO2	2	-	3	-	-	-			
CO3	2	-	3	-	-	-			
CO4	2	-	3	-	-	-			
CO5	2	-	3	-	-	-			

Guidelines for Continuous Assessment of Theory Course				
Sr. No.	Components for Continuous Assessment	Marks		
		Allotted		

1	Assignment:	20
	Assignment No. 1 - Unit 1, 2 (10 Marks)	
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)	
2	Test	20
	Test 1 (15 Marks)	
	Test 2 (15 Marks)	



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering

(Autonomous from Academic Year 2022-23)

		Fech. (VLSI and Embed Pattern 2024 Semester 02504B: Static Time An	: I alysis	
Teaching	Scheme:	Credit Scheme:	Examination Scheme	:
Theory :(Tutorial: 01hrs/wee)3 hrs/week ek	04	InSem Exam: 20Mar Continuous Assessme 20Marks End Sem Ex 60Marks Tutorial: - 25	ent:
Prerequis	site Courses, if any: Semic	onductor Theory, Mather	natics	
Course O	utcomes: On completion o	f the course, students wil	l be able to–	
		Course Outcomes		Bloom's Level
CO1	Understand the basics of	Static time analysis		Understanding
CO2	Explain what static timing	g analysis is and how it is us	ed for timing verification	Understanding
CO3	Explain timing terminolo	gy related to static timing a	analysis	Understanding
CO4	CO4 Explain various techniques for modelling and representing interconnect parasitic and cell delays and paths delays are compute.		Applying	
CO5	Explain various methods and multicycle paths	for specifying clocks, IO characteristics, false paths		Applying
		COURSE CONTENT	ГS	1
Unit I	Introduction to Static Tim	e Analysis(STA):	(07hrs)	COs Mapped – CO1
	atic Timing Analysis (STA) Disadvantages of Static Tim		· · · · ·	-
Unit II				COs Mapped – CO2
	of CMOS Cells, Switching ignals, Timing Arcs and Un			
Unit III	Timing Modelling and An	alysis :	(08hrs)	COs Mapped – CO3
	ning Model, Non-Linear De al Cells ,State-Dependent M	, ,		s, Timing Models

Unit IV	Interconnect Parasitic sand Delay Calculation :	(08hrs)	COs Mapped – CO4					
RLC for I	RLC for Interconnect, Wire load Models, Reducing Parasitic for Critical Nets, Delay Calculation Basics							
,Delay Ca	lculation with Interconnect, Interconnect Delay, Path	Delay Calculation						
Unit V	Configuring the STA Environment:	(08hrs)	COs Mapped –					
			CO5					
Output Pa	What is the STA Environment? Specifying Clocks, Generated Clocks, Constraining Input Paths and Output Paths, Timing Path Groups, Design Rule Checks, Refining the Timing Analysis, Path Segmentation							
	Text Books							
1. Static Timing Analysis for Nanometer Designsby J. Bhasker Rakesh Chadha Springer								
	Reference Books							

- 1. Fundamentals of digital circuits by A.Anand Kumar, 2nd Edition, PHIPublishers
- 2. Digital Design by M. Morris Mano, 4th edition, PHI Publishers

	Strength of CO-PO/PSO Mapping						
	POs						
	1	2	3	4	5	6	
CO1	2			2			
CO2	2			2			
CO3	2			2			
CO4	2			2			
CO5	2			2			

Guidelines for Continuous Assessment of Theory Course					
Sr. No.	Components for Continuous Assessment	Marks			
		Allotted			
1	Assignment:	20			
	Assignment No. 1 - Unit 1, 2 (10 Marks)				
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)				
2	Test	20			
	Test 1 (15 Marks)				
	Test 2 (15 Marks)				



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	F. Y. M. 7	Fech.(VLSI and Embed	ded System)	
	2402504C NE	Pattern 2024 Semester		
Teaching	2402504C: ME Scheme:	MS and Microsystem E Credit Scheme:	Examination Schen	ne•
	03 hrs/week 01hrs/week	04	InSem Exam: 20M Continuous Assess	
Tutoriai.	om s/week		20Marks End Sem	
			60Marks	L'Aum.
			Tutorial: - 25	
Prerequis	site Courses, if any: UG Co	urses on Digital Electron	ics and VLSI Design	& Technology
Course C	Dutcomes: On completion or	f the course, students wil	l be able to-	
		Course Outcomes		Bloom's Level
CO1	Understand basics of M	EMS and microsystems.		Understanding
CO2	Study working principle	e of MEMS and microsys	stems.	Understanding
CO3	Explore materials used	for MEMS and Microsys	stems	Understanding
CO4	Explore fabrication tech	nniques used for MEMS	and Microsystems	Understanding
CO5	Design electronic circui	its for MEMS and Micro	systems	Designing
		COURSE CONTENT	ſS	
Unit I	Overview of MEMS and N	licrosystems	(05hrs)	COs Mapped –
Introducti	I on to MEMS and Microsyst	ems Typical MEMS and	Microsystems Produ	CO1 cts Evolution of
	rication, Microelectronics an	• • •	•	
	Working Principles of ME		(07hrs)	COs Mapped –
				CO2
	on to Microsensors and	-	-	
	tric, Capacitive and Optical	-	-	
	using Thermal forces, Piezoe sors and Microactuators.	ectric crystals and Elect	rostatic forces, Exam	pies of MENIS based
	Materials for MEMS and	Microsystems	(06hrs)	COs Mapped –
			(00113)	CO3
Materials:	Substrates and Wafers, Act	ive Substrate Materials, S	Silicon as a Substrate	Material, Silicon
Compoun	ds, Gallium Arsenide, Quart	z, Piezoelectric Crystals,	Polymers, Packaging	g Materials
	Fabrication Processes Microsystems	for MEMS and	(06hrs)	COs Mapped – CO4
	 on processes: Photolithograp n, Physical Vapor Deposition			-
-	es, Micromachining processe			_
			,	

Unit V	Electronic circuits for MEMS and Microsystems	(06hrs)	COs Mapped –		
			CO5		
Semicond	uctor devices: Diodes, BJT, MOSFET, CMOS, Electr	onic Amplifiers Opera	tional amplifiers		
	e amplifier, Wheatstone Bridge circuit for measureme	1 / 1	1 ,		
converter,	Differential charge measurement, Switched capacitor	r circuits for capacitanc	e measurement.		
	Text Books				
1. "N	TEMS and Microsystems: Design and Manufacture",	T.R. Hsu, McGraw Hill			
2. "A	analysis and Design Principles of MEMS Devices", H	. Bao, Elsevier			
	Reference Books				
1. "I	1. "Fundamentals of Microfabrication: The Science of Miniaturization", M. J. Madou, CRC Press				
2. "N	2. "Micro and Smart Systems", G.K. Ananthasuresh, K.J. Vinoy, S. Gopalakrishnan, K.N. Bhat and				

- 2. "Micro and Smart Systems", G.K. Ananthasuresh, K.J. Vinoy, S. Gopalakrishnan, K.N. Bhat and V.K. Aatre, Wiley India
- 3. "Microsystem Design", S.D. Senturia, Springer

	Strength of CO-PO/PSO Mapping					
	POs					
	1	2	3	4	5	6
CO1	-	-	3	3	-	-
CO2	-	-	3	3	-	-
CO3	-	-	3	3	-	-
CO4	-	-	3	3	-	-
CO5	-	-	3	3	-	-

	Guidelines for Continuous Assessment of Theory Course			
Sr. No.	Components for Continuous Assessment	Marks Allotted		
1	Assignment:	20		
	Assignment No. 1 - Unit 1, 2 (10 Marks)			
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)			
2	Test	20		
	Test 1 (15 Marks)			
	Test 2 (15 Marks)			



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	F. Y. M. Tech. (VLSI and Embedded System)						
	Pattern 2024 Semester: I						
	2402505 : Research Methodology and IPR						
Teaching S	Teaching Scheme:Credit Scheme:Examination Scheme:						
Theory :03	3 hrs/week	03	InSem Exam: 20Mai	·ks			
Tutorial: 0)1hrs/week		Continuous Assessm	ent:			
			20Marks End Sem Exam:				
			60Marks				
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		Tutorial: - 25				
Prerequisi	te Courses, if any: NA						
Course Ou	itcomes: On completion of	f the course, students wil	l be able to-				
		Course Outcomes		Bloom's Level			
CO1	Conduct a quality litera	ture review and find the	research gap.	Understanding			
CO2	Identify an original and its solution.	relevant problem and id	entify methods to find	Understanding			
CO3	Analyze strategy of experimentation, statistics for modeling and performance prediction			Analyzing			
CO4	Explain concept of Hyp	oethesis		Understanding			
CO5		and Understand IPR pro	tection for further	Understanding			
	research and better proc						
		COURSE CONTENT	rs				
Unit I	Research technique	s vs. Methodology	(08hrs)	COs Mapped – CO1, CO12			
 Research techniques vs. Methodology – Motivation and goals, Types of analysis – Descriptive vs. Analytical, Applied vs. Fundamental, Quantitative vs. Qualitative, Conceptual vs. Empirical, concept of applied and basic research process, criteria of good research, Literature review:-Primary and secondary sources, reviews, monographs, patents, research databases, the web as a source, web searching, critical literature review, finding gaps in the literature and research database, creation of working hypothesis Defining and formulating the research problem:- choosing the problem, the importance of defining the problem, and the importance of conducting a literature review in problem definition, Research process: eight step model - formulating research problem, conceptualizing research design, constructing instrument for data collection, Selecting a sample, writing a research proposal, collecting data, processing data, writing research report. 							
Unit II	Design of Ex	periments	(08hrs)	COs Mapped -			
	<u> </u>	-		CO1, CO12			

Taguchi Method to plan a set of experiments or simulations or build prototype, analyze your results and draw conclusions or Build Prototype, Test and Redesign, analysis Plagiarism, Introduction, Sample Design, Sampling and Non-sampling Errors, Sample Survey versus Census Survey, Types of Sampling Designs. Measurement and Scaling: Qualitative and Quantitative Data, Classifications of Measurement Scales, Goodness of Measurement Scales, Sources of Error in Measurement Tools, Scaling, Scale Classification Bases, Scaling Techniques, Multidimensional Scaling, Deciding the Scale.

Data Collection: Experimental and Surveys, Collection of Primary Data, Collection of Secondary Data, Selection of Appropriate Method for Data Collection, Case Study Method.

Unit III	Strategy of Experimentation	(08hrs)	COs Mapped –
			CO1, CO12

Strategy of Experimentation - Typical applications of experimental design - Guidelines for designing experiments - Basic statistical concepts - Statistical concepts in experimentation - Regression approach to analysis of variance.

Applied Statistics: Regression analysis, Parameter estimation, Multivariate statistics, Principal component analysis, Moments and response curve methods, State vector machines and uncertainty analysis.

Modeling and prediction of performance: Setting up a computing model to predict performance of experimental system, Multi-scale modeling and verifying performance of process system, Nonlinear analysis of system and asymptotic analysis, Verifying if assumptions hold true for a given apparatus setup, Plotting family of performance curves to study trends and tendencies, Sensitivity theory and applications.

Computer and its role in research, Use of statistical software SPSS, GRETL, etc. in research. Introduction to evolutionary algorithms - Fundamentals of Genetic algorithms, Simulated Annealing,

Neural Network based optimization, Optimization of fuzzy systems.	
---	--

Unit IV	Hypothesis	(08hrs)	COs Mapped –			
			CO1, CO12			
Hypothes	Hypothesis, Basic Concepts Concerning Testing of Hypotheses, Testing of Hypothesis, Test Statistics					
and Critica	and Critical Region, Critical Value and Decision Rule, Procedure for Hypothesis Testing, Hypothesis					
Testing for	r Mean, Proportion, Variance, for Difference of Two	Mean, for Difference of	f Two			
Proportion	ns, for Difference of Two Variances, P-Value approach	h, Power of Test, Limita	ations of the			
Tests of H	Tests of Hypothesis. Chi-square Test: Test of Difference of more than Two Proportions, Test of					
Independe	Independence of Attributes, Test of Goodness of Fit, and Cautions in Using Chi Square Tests					
Unit V	Intellectual Property	(08hrs)	COs Mapped –			
			CO1, CO12			

Intellectual Property: IPR- intellectual property rights and patent law, commercialization, copy right, royalty, trade related aspects of intellectual property rights (TRIPS); scholarly publishing- IMRAD concept and design of research paper, citation and acknowledgement, plagiarism, reproducibility and accountability.

Meaning of Interpretation, Technique of Interpretation, Precaution in Interpretation, Significance of Report Writing, Different Steps in Writing Report, Layout of the Research Report, Types of Reports, Oral Presentation, Mechanics of Writing a Research Report, Precautions for Writing Research Reports.

- An Introduction to Research Methodology, RBSA Publishers, Garg, B.L., Karadia, R., Agarwal, F. and Agarwal, U.K., 2002
- 2. Research Methodology: A Step by Step Guide for Beginners, Second edition, SAGE Publications Ltd 3rd Edition, 2011, Ranjit Kumar
- 3. Research Methodology: Methods and Trends, New Age International 4th Edition, 2018, Dr. Kothari C R

Reference Books

- 1. Research methodology: An Introduction for Science & Engineering students, Melville Stuart, Goddard Wayne
- 2. Methods: the concise knowledge base, Trochim Atomic Dog Publishing

	Strength of CO-PO/PSO Mapping						
	POs	POs					
	1	2	3	4	5	6	
CO1	3	3	-	-	-	-	
CO2	3	3	3	3	-	-	
CO3	-	-	-	3	3	-	
CO4	-	3	-	3	3	-	
CO5	-	-	-	3	3	-	

	Guidelines for Continuous Assessment of Theory Course				
Sr. No.	Sr. No. Components for Continuous Assessment				
		Allotted			
1	Assignment:	20			
	Assignment No. 1 - Unit 1, 2 (10 Marks)				
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)				
2	Test	20			
	Test 1 (15 Marks)				
	Test 2 (15 Marks)				



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering

(Autonomous from Academic Year 2022-23)

F. Y. M. Tech. Pattern 2024 Semester: I 2402506: Lab Practice I				
Teaching Scheme:	Credit Scheme:	Examination Scheme:		
Theory :- Practical : 04 hrs/week	02	OR: 25 Marks Term Work: 25 Marks		

The laboratory work will be based on completion of minimum two

assignments/experiments confined to the following courses of that first semester

- A. Embedded Product Design
- B. VLSI Design Verification and Testing
- C. Elective I Linux in Embedded System
- D. Elective I MEMS and Microsystem Design
- E. ASIC Design
- F. Elective I Static Time Analysis

A. Embedded

Product Design Group of Course: DCC **Prerequisites for the course:** Embedded System Design

Course Objectives and Outcomes:

Course Outcomes	Description After successful completion of the course students will be able to	Bloom's Level
CO1	Demonstrate the knowledge of embedded product design related hardware and software design tools	Applying
CO2	Understand the aspects of Testing and estimate cost of embedded product	Understanding

List of Experiments:

Unit No.	Contents	CO mapped
1	Estimate techno-commercial feasibility of any one embedded product such as mobile phone, programmable calculator, tablet PC, set top box etc.	CO1
2	Study of design considerations of any one embedded product.	C01
3	Design any one embedded product to solve any real life problems. Estimate cost of embedded product	CO1
4	Simulate the software and test the hardware designed for above assignment (3) using suitable simulation tool.	CO2
5	Develop Hardware for assignment 3. Select the Microcontroller, Memory and peripherals. Design the enclosure for the system. Test the hardware using emulator	CO1,CO2

CO-PO Mapping

	Strength of CO-PO/PSO Mapping						
	PO						
	1 2 3 4 5 6						
C01	2	-	3	-	-	-	
CO2	2	2 3					

B. VLSI Design Verification and Testing

Prerequisites for the course: VLSI Design Verification and Testing

Course Objectives and Outcomes:

Course	Description	Bloom's Level
Outcome	On completion of the	
S	course, student will be able	
	to,	

CO1	Implement modelling and simulation technique for fault detection.	Applying
CO2	Implement and analyse various compression technique.	Applying

List of Experiments:

Sr. No.	Contents	CO mapped
1	Simulate a single input signature analyser for given characteristic equation and input sequence.	CO1
2	Implement different compression techniques like ones- count, transition- count.	CO2
3	Implement a self-checking system in automatic detection of fault.	CO1
4	Implement different fault models using back end tools.	CO1
5	Design event driven simulation model using VLSI simulation software.	CO1

CO-PO Mapping

	Strength of CO-PO/PSO Mapping						
	POs	POs					
	1	2	3	4	5	6	
CO1	-	-	3	3	-	-	
CO2	-	-	3	3	-	-	

C. Elective I - Linux in Embedded

System Group of Course: DEC

Prerequisites for the course: Embedded system

Course Objectives and Outcomes:

Course	Description	Bloom's Level
Outcomes	After successful completion of the	
	course students will be able to	
CO1	Develop multithreaded applications, libraries	Applying
	and device drivers for Linux OS	
CO2	Configure, compile and load the embedded	Applying
	Linux kernel on to target platform.	

Course context, Relevance, Practical Significance:

.List of Experiments:

Unit No.	Contents	CO mapped
1	Linux file systems and emulating several	CO1,CO2
	commands related to file systems such as	
	ls, pwd	
2	Develop and use pseudo and serial	CO1,CO2
	communication Linux device drivers	
3	Design and implement custom network	CO1,CO2
	applications using socket programming	
4	Compile and install bootloader and use	CO1,CO2
	basic commands of bootloader	
	Making a tiny embedded system with	CO1,CO2
5	busy box	

CO-PO Mapping

	Strength of CO-PO/PSO Mapping					
	POs					
	1	2	3	4	5	6
CO1	2	-	3	-	-	-
CO2	2	-	3	-	-	-

D. Elective1- MEMS and Microsystem Design

Prerequisites for the course: MEMS and Microsystem Design

Course Objectives and Outcomes:

Course	Description	Bloom's Level
Outcomes	On completion of the course, student will be	
	able to,	
CO1	Explore various MEMS components and sensors.	Understanding
CO2	Explore fabrication techniques used for MEMS	Understanding
	and Microsystems	
CO3	Design electronic circuits for MEMS and	Analysing
	Microsystems	

List of Experiments:

Sr.	Contents	CO mapped
No.		
	To study and simulate a piezoresistive	CO1, CO3
1	pressure sensor.	
2	To study and simulate a capacitive pressure sensor.	CO1, CO3
3	To study and simulate a cantilever based resonator.	CO1, CO3
4	To study and simulate a beam based MEMS switch.	CO1, CO3
5	To study and develop MASKs for various MEMS devices.	CO1, CO3
6	To study and simulate various fabrication processes involved in the development of MEMS devices.	CO2

CO-PO Mapping

	Strength of CO-PO/PSO Mapping					
	POs					
	1 2 3 4 5 6					
CO1	-	-	3	3	-	-
CO2	-	-	3	3	-	-
CO3	-	-	3	3	-	-



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering

(Autonomous from Academic Year 2022-23)

		Fech.(VLSI and Embe Pattern 2024 Semester	e ,	
	240251	1: Real Time Embedde		
Teaching	Scheme:	Credit Scheme:	Examination Sche	me:
Theory :03 hrs/week		03	InSem Exam: 20Marks Continuous Assessment: 20Marks End Sem Exam: 60Marks	
Prerequis	site Courses, if any: Embed	lded System		
Course O	Dutcomes: On completion of	f the course, students w	ill be able to–	
		Course Outcomes		Bloom's Level
CO1	Study concepts of Real	Time Embedded Syster	ns	Understanding
CO2	Design real time embed	ded Systems		Analyzing
CO3	Interface Embedded sys	stem peripherals		Applying
CO4	Design of real time Em	bedded System Softwar	e	Analyzing
C05	Do case study of real ti	me embedded system		Analyzing
	I	COURSE CONTEN	TS	I
Unit I	Introduction: I		(08hrs)	COs Mapped – CO1
	n to Real Time Embedded S bedded System from other sy system			, Comparison of Real
Unit II	Embedded Systems design	:	(07hrs)	COs Mapped – CO2
SH7000, N	l Processors selection: Embe NEC V800 Memory :Cache types of Dynamic RAMs, sh	Memory - Differen	t types of Cache Map	RM, 486SX, Hitachi ppings, Performance
	Embedded system periphe		(07hrs)	COs Mapped – CO3
,	igh speed I/O interfacing, A Serial Bus Signals, IrDA sta			e
Unit IV	Design of real time Embed	lded, System Software	: (07hrs)	COs Mapped – CO4
RTOS, Tes	sting of Embedded System,	Boundary Scan Method	s and Standards	ł
Unit V	Case study of real time em	bedded system	(07hrs)	COs Mapped – CO5

Mobile phone, Automatic cruise control system, Digital Camera, IOT application, real time, signal processing application

Text Books

1. "Embedded Microcomputer Systems: Real-Time Interfacing", Jonathan W. Valvano, Brookes/Cole, Pacific Grove, 2000.

Reference Books

1. "Embedded Systems Architecture, Programming and design" by Raj Kamal, Tata McGraw-Hill.

2. "Embedded / real time system" by Dr.K.V.K.K. Prasad, Dreamtech.

	Strength of CO-PO/PSO Mapping						
	POs	POs					
	1	2	3	4	5	6	
CO1	2	-	3	-	-	-	
CO2	2	-	3	-	-	-	
CO3	2	-	3	-	-	-	
CO4	2	-	3	-	-	-	
CO5	2	-	3	-	-	-	

Sr. No.	Components for Continuous Assessment	Marks Allotted
1	Assignment:	
	Assignment No. 1 - Unit 1, 2 (10 Marks)	20
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)	
2	Test	
	Test 1 (15 Marks)	20
	Test 2 (15 Marks)	



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering

(Autonomous from Academic Year 2022-23)

		Fech.(VLSI and Embed Pattern 2024 Semester 22512: ML in Chip Des	: II	
Teaching	Scheme:	Credit Scheme:	Examination Sche	me:
Theory :	03 hrs/week	03	InSem Exam: 20Marks Continuous Assessment: 20Marks End Sem Exam: 60Marks	
Prerequis	site Courses, if any: VLSI D	esign		
Course C	Dutcomes: On completion of	the course, students wil	l be able to-	
		Course Outcomes		Bloom's Level
CO1	Describe the Six categorie	es of Artificial Intelligence		Understanding
CO2	Explain problem solving a	and Decision making appli	cations	Applying
CO3	Explain machine learning	for lithography and physic	cal design	Understanding
CO4	1	Implement Machine Learning for VLSI Chip Testing and Semiconductor Manufacturing Process		
CO5	Implement Fast Statistic	cal Analysis Using Mach	nine Learning	Applying
	L	COURSE CONTENT	ГS	I
	Introduction to Artificial I Machine Learning: ,	ntelligence and	(07hrs)	COs Mapped – CO1
Intelligend Systems a machines Unit II	s of Artificial Intelligence, T ce, Further Examination and nd Artificial Intelligence Sy to learn? Artificial Intelligence Six (Driven Algorithms: Used in Problem-Solving an	Impact of Artificial Inte stems, Machine learning Cognitive	Elligence and Algorit Basic concepts, Ho (08hrs)	hms, Types of Expert ow do we get COs Mapped – CO1, CO2
Informatio	on Drives Implementing a Pa	articular Algorithm	_	
	Machine Learning for Litl and Physical Design:	nography	(07hrs)	COs Mapped – CO3
	Learning for Compact Lithog			or Mask Synthesis,
Unit IV	Learning in Physical Verifica Machine Learning for Ma Reliability:	-		COs Mapped – CO4

Gaussian Process-Based Wafer-Level Correlation Modeling and Its Applications, Machine Learning Approaches for IC Manufacturing Yield Enhancement, Efficient Process Variation Characterization by Virtual Probe, Machine Learning for VLSI Chip Testing and Semiconductor Manufacturing Process Monitoring and Improvement, Machine Learning-Based Aging Analysis

filometring and improvement, indennie Dearning Dased (1911)						
Unit V	Machine Learning for Failure Modeling:	(07hrs)	COs Mapped –			
			CO5			
Extreme S	Extreme Statistics in Memories, Fast Statistical Analysis Using Machine Learning, Fast Statistical					
Analysis of Rare Circuit Failure Events, Learning from Limited Data in VLSICAD						

Text Books

- 1. Artificial Intelligence in a Throughput Model Some Major Algorithms by Waymond Rodgers-CRC Press
- 2. Machine Learning in VLSI Computer-Aided Design by Ibrahim (Abe) M. Elfadel Duane S. Boning · Xin Li-Springer

	Strength of CO-PO/PSO Mapping						
	POs	POs					
	1	2	3	4	5	6	
CO1	2	-	2	-	-	-	
CO2	2	-	2	-	-	-	
CO3	2	-	2	-	-	-	
CO4	2	-	2	-	-	-	
CO5	2	-	2	-	-	-	

Sr. No.	r. No. Components for Continuous Assessment				
1	Assignment:	Allotted 20			
	Assignment No. 1 - Unit 1, 2 (10 Marks)				
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)				
2	Test	20			
	Test 1 (15 Marks)				
	Test 2 (15 Marks)				



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering

(Autonomous from Academic Year 2022-23)

		fech. (VLSI and Embed	• /	
		Pattern 2024 Semester		
		13 : VLSI for AI & Neura	i	
Teaching So	cheme:	Credit Scheme:	Examination Scheme	
Theory :03 hrs/week 04 InSem			InSem Exam: 20Mar	ks
Tutorial: 01	lhrs/week		Continuous Assessme	ent: 20Marks
			End Sem Exam: 60M	arks
			Tutorial: - 25	
Prerequisite Technology.	e Courses, if any: Basic F	Knowledge of Artificial I	ntelligence and VLSI D	esign &
Course Out	tcomes: On completion of	f the course, students wil	l be able to–	
		Course Outcomes		Bloom's Level
CO1	Apply basic principles	of AI		Applying
CO2	Analyze applications o	f AI techniques in intelli	gent agents using	Analyzing
	analog circuits			
CO3		ent agents, expert system	s, artificial neural	Applying
	networks using VLSI te	-		
CO4		n an 'AI language', exper	t system shell, or data	Applying
COF	mining tool using mult		1	A 1
CO5	Applying scientific me	thod to models of machin	-	Applying
		COURSE CONTENT	IS	
Unit I O	verview of AI& Neural N	Network: -	(03hrs)	COs Mapped –
				CO1
problem. Ne of a neural application c	, hierarchical perspective eural Network: Biological network, Learning rules of Neural Network.	neurons and brain, math s, ANN training, back	ematical models of neuropagation algorithm,	ron, basic structure Hopfield nets and
Unit II Aı	nalog Circuits for Neura	l Networks:	(03hrs)	COs Mapped –
				CO2
learning capa Implementat the minimum	I Neural Learning Circu ability, Back propagation tion of the Boltzmann ma n Entropy Neuron, A mu ells in Mammalian Visual	learning Algorithms for chine with Programmab lti-layer Analog VLSI at	Analog VLSI Implementer le learning Algorithms,	ntation, An Analog A VLSI Design of
Unit III	Digital Implementation	ns of Neural Networks:	(03hrs)	COs Mapped –
	8prementation			CO3

A VLSI Pipelined Neuroemulator, A Low Latency Digital Neural Network Architecture, MANTRA: A multi-Model Neural-Network Computer, SPERT: A Neuro-Microprocessor, Design of Neural Self-Organization Chips for Semantic Applications, VLSI Implementation of a Digital Neural Network with Reward-Penalty Learning, Asynchronous VLSI Design For Neural System Implementation.

Unit IV	Neural Networks on Multip	rocessor Systems and	(03hrs)	COs Mapped –
	Applicatio	ons:		CO4

VLSI-Implementation of Associative Memory Systems for Neural Information Processing, A Dataflow Approach for Neural Networks, A custom Associative chip used as a building block for a software reconfigurable multi-network simulator, Parallel Implementation of Neural Associative Memories on RISC processors, Reconfigurable Logic Implementation of memory-based neural networks: A case study of the CMAC network, cascadable VLSI Design for GENET, Parametrised into Hardware Neural network design and compilation, Knowledge processing in Neural Architecture, Two methods for solving Linear equations using Neural Networks.

0			
Unit V	VLSI Machines for Artificial Intelligence:	(03hrs)	COs Mapped –
			CO5

Hardware support for data Parallelism in production Systems, SPACE: Symbolic Processing in Associative Computing Elements, PALM: A Logic Programming System on a Highly Parallel architecture, A Distributed parallel (DPAP) for the Execution of Logic Programs, Performance analysis of a parallel VLSI Architecture for Prolog, A Prolog VLSI System for Real Time Applications, An Extended WAM Based Architecture for OR-Parallel Prolog Execution, Architecture and VLSI Implantation of a Pegasus-II Prolog Processor.

Text Books

- 1. "Artificial Intelligence & Soft Computing" by Purva Raut, Dipali V.Koshti, Nikahat Mulla, Techno Knowledge publications.
- 2. "Neural Networks" by Satish Kumar, McGraw-Hill.
- 3. "Introduction to Artificial Neural Systems" by Jacek M. Zurada, Jaico Publishing House.
- 4. "Artificial Intelligence" by Saroj Kaushik, Cengage Learning

Reference Books

- "VLSI for Neural Networks and Artificial Intelligence" by Jose G. Delgado-Frias W.R. Moore, Springer, Boston, MA.
- 2. "Artificial Intelligence and Machine Learning" by Chandra S.S.V, PHI.
- 3. "VLSI Artificial Neural Networks Engineering" by Elmasry, Mohamed I., Springer.
- 4. "Neural Networks and Learning Machines" by Simon O. Haykin, Pearson.

	Strength of CO-PO/PSO Mapping						
	POs	POs					
	1	2	3	4	5	6	
CO1	-	-	-	3	-	-	
CO2	3	-	-	-	-	3	
CO3	-	-	3	3	-	-	
CO4	-	-	3	3	-	-	
CO5	-	-	-	3		3	

Guidelines for Continuous Assessment of Theory Course				
Sr. No.	Components for Continuous Assessment	Marks Allotted		
1	Assignment:	20		
	Assignment No. 1 - Unit 1, 2 (10 Marks)			
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)			
2	Test	20		
	Test 1 (15 Marks)			
	Test 2 (15 Marks)			



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	F. Y. M. 7	Tech. (VLSI and Embed	lded System)	
		Pattern 2024 Semester:	• ,	
	2402514A: E	mbedded Computing a	nd Networking	
Teaching Sch	eme:	Credit Scheme:	Examination Scheme	2:
Theory :03 h Tutorial: 01h		04 InSem Exam: 20Mar Continuous Assessme		
	11 5/ WCCK		End Sem Exam: 60N Tutorial: - 25	
Prerequisite	Courses, if any: Knowl	edge about microcontrol	ler, embedded processo	ors
Course Outc	omes: On completion of	f the course, students will	l be able to-	
		Course Outcomes		Bloom's Level
CO1	Interpret the embedded	d computing and illustrat	e instruction set for	Understanding
	ARM processor and T	I C55xx DSP processor.		
CO2	Analyze aspects of CP	U with Performance and	power consumption.	Analyzing
CO3 Categories two fundamental abstraction of a complex system on		mplex system on	Applying	
microprocessors: the process and the operating system.				
CO4 Design a video accel		rator with the use of multiprocessors.		Create
CO5 Elaborate networks u		sed to build distributed embedded system.		Analyzing
		COURSE CONTENT	ſS	
Unit I Emb	bedded Computing:		(08hrs)	COs Mapped – CO1
system design	, model train controller M and TI DSP C55xx: F	croprocessors, embedded Instruction set: Computer Processor and memory or	r architecture taxonom	y, assembly
Unit II CPU	Js:		(08hrs)	COs Mapped – CO2
Programming	I/O, supervisory, except	tion, trap, co-processors,	memory system mecha	
performance,	CPU power consumptio	n, design example: data c	compressor	
pow	cesses and operating sys er management and opt ign example: Telephone	imization for processes,	(08hrs)	COs Mapped – CO3
Multiple task	and multiple processes,	preemptive real time ope	rating systems, priority	based scheduling,
inter process c	communication mechani	sm, evaluating OS		

Unit IV	Multiprocessors:	(08hrs)	COs Mapped – CO4		
Why mul	tiprocessors, CPUs and accelerators, multiprocessors	performance analysis,			
consumer	electronics architecture, Design example: cell phones	s, digital still cameras,	video		
accelerato	DIS				
Unit V	Networks:	(08hrs)	COs Mapped – CO5		
enabled system, vehicles as networks, design example: elevator controller Text Books					
 "Computers as Components Principles of Embedded Computing System Design" By Wayne Hendrix Wolf ,2005. "Embedded Systems Architecture, Programming and Design" By Raj Kamal , 2011. 					
Reference Books					
 "Multiprocessing in Embedded Systems "by K. C. Wang. "Architecting High-Performance Embedded Systems: Design and build high-performance real- time digital systems based on FPGAs and custom circuits" by Jim Ledin. 					

Strength of CO-PO/PSO Mapping						
	POs					
	1	2	3	4	5	6
CO1	3	-	3	3	-	-
CO2	3	3	-	-	-	-
CO3	3	-	-	-	-	-
CO4	3	-	3	-	-	-
CO5	3	-	-	-	3	-

Guidelines for Continuous Assessment of Theory Course			
Sr. No.	r. No. Components for Continuous Assessment		
		Allotted	
1	Assignment:	20	
	Assignment No. 1 - Unit 1, 2 (10 Marks)		
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)		

ſ	2	Test	20
		Test 1 (15 Marks)	
		Test 2 (15 Marks)	



D/A conversion errors

K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering

	F. Y. M. 7	Fech.(VLSI and Embed	ded System)		
		Pattern 2024 Semester	•		
	24025	14B: VLSI Architectur	es for DSP		
Teaching	Scheme:	Credit Scheme:	Examination Scheme:		
Theory :03 hrs/week Tutorial: 01hrs/week		04	InSem Exam: 20Marks Continuous Assessment:		
			20Marks End Sem Exam: 60Marks Tutorial: - 25		
	site Courses, if any: DSP, V		11 11		
Course O	Dutcomes: On completion of		l be able to-		
		Course Outcomes		Bloom's Level	
CO1	CO1 Understand the essential features of controller architectures and find which can be incorporated in VLSI chip		Understanding		
CO2	Implementation of data	a path and control path			
CO3	Understand pipelining	and model it using HDL		Applying	
CO4 Understand important bu computation		building blocks related to	highly accurate	Understanding	
CO5	Study architectures for	programmable digital si	gnal processing devices	Understanding	
		COURSE CONTENT	ГS		
	Instruction set architectur control	es and performance	(8hrs)	COs Mapped – CO1	
implicati optimiza Instructio performa	features of Instruction so ons for implementation as tion through hardware f on boundary interrupts, Imp ince: Overview CPU perform rks and performance of rece	VLSI chips CISC Inst low-charting (without/v nediate interrupts and tra nance and its factors, eva	ruction-set implementa with pipelining conce aps in processors Asses aluating performance, re	tion and RT-Leve pts) Handling of sing understanding	
	Data path-control and Con in DSP implementations:	mputational accuracy	(8hrs)	COs Mapped - CO2	
cycle im of the p description Introduct	tion, logic design convention plementation, exceptions, Morocessor: simplifying con on language, fallacies an tion, number formats for a, sources of errors in DSP in	Aicroprogramming appro trol design, an introdu ad pitfalls Computation signals and coefficient	baches for implementat action to digital designal accuracy in DSP s in DSP systems, d	ion of control part n using hardware implementations ynamic range and	

	Performance enhancement with Pipelining and Parallel Processing	(8hrs)	COs Mapped – CO3
Pipelined of five stage p forwarding and model <u>fallacies an</u> Unit IV I	on to Pipelining and Parallel processing - Merits and data path, pipe lined control - Pipelined implementa pipeline for RISC processor Hazards of various type g, data hazards and stalls, branch hazards, using a ha l a pipe line, exceptions Advanced pipelining: extrac nd pitfalls nstruction Level Parallelism - the Hardware Approach	tion of RISC Instru- es and pipeline stall ardware description	ction Sets - Classic ing - Data hazards an language to describe
Instruction	1-Level parallelism, Dynamic scheduling, Dynamic	scheduling using To	masulo's approach
Branch pre Approach: Parallelism	ediction, high performance instruction delivery - has Basic compiler level techniques, static branch pred n at compile time, Cross cutting issues - Hardware ware Architectures for programmable DSP devices:	rdware based specul liction, VLIW appro	ation. ILP Software bach, Exploiting ILP, COs Mapped –
Branch pre Approach: Parallelism Unit V A Introduction DSP comp function sp generation interfacing	ediction, high performance instruction delivery - han Basic compiler level techniques, static branch pred n at compile time, Cross cutting issues - Hardware v	rdware based specul liction, VLIW approverses Software. (8hrs) res DSP Instruction se ry - data addressing - speed issues -	ation. ILP Software bach, Exploiting ILP, COs Mapped – CO5 ts Programmable and g capabilities, addres features for externa
Branch pre Approach: Parallelism Unit V A Introduction DSP comp function sp generation interfacing	ediction, high performance instruction delivery - han Basic compiler level techniques, static branch pred in at compile time, Cross cutting issues - Hardware ver Architectures for programmable DSP devices: on to VLSI Architectures - basic architectural featur putational building blocks - Implementation of I specific architectures, bus architecture and memor in unit, programmability and program execution g - Design of processing elements; Conventional	rdware based specul liction, VLIW approverses Software. (8hrs) res DSP Instruction se ry - data addressing - speed issues -	ation. ILP Software bach, Exploiting ILP, COs Mapped – CO5 ts Programmable and g capabilities, addres features for externa
Branch pre Approach: Parallelism Unit V A Introduction DSP comp function sy generation interfacing arithmetic	ediction, high performance instruction delivery - han Basic compiler level techniques, static branch pred in at compile time, Cross cutting issues - Hardware ver Architectures for programmable DSP devices: on to VLSI Architectures - basic architectural featur putational building blocks - Implementation of I specific architectures, bus architecture and memor in unit, programmability and program execution g - Design of processing elements; Conventional architectures	rdware based specul liction, VLIW approverses Software. (8hrs) res DSP Instruction se ry - data addressing - speed issues - , residue number, o	ation. ILP Software bach, Exploiting ILP, COs Mapped – CO5 ts Programmable and g capabilities, address features for externa cordic and distributed

1. "Digital signal processors", B. Venkataramani and M. Bhaskar, Tata McGraw-Hill publication.

	Strength of CO-PO/PSO Mapping								
			Р	0					
	1	1 2 3 4 5 6							
CO1	3	3	-	-	-	-			
CO2	3 3	3	-	-	-	-			
CO3	3	3	3	3	3	-			
CO4	3	3	-	-	-	-			
CO5	3	3	-	-	-	-			

	Guidelines for Continuous Assessment of Theory Course					
Sr. No.	Sr. No. Components for Continuous Assessment					
		Allotted				
1	Assignment:	20				
	Assignment No. 1 - Unit 1, 2 (10 Marks)					
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)					
2	Test	20				
	Test 1 (15 Marks)					
	Test 2 (15 Marks)					



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

			Fech.(VLSI and Embed Pattern 2024 Semester: 14C: Advanced IoT Ap	II	
Teaching	Teaching Scheme:Credit Scheme:Examination Scheme				
Theory :03 hrs/week			04	InSem Exam: 20Marks Continuous Assessment: 20Marks End Sem Exam: 60Marks Tutorial: - 25	
			edge on Programming, P		ibedded systems.
		-	Course Outcomes		Bloom's Level
CO1		Illustrate IoT technolog	ies, architectures, standa	rds, and regulation.	Understanding
CO2		Interpret Cloud Comput and deployment models	ting and memorize the different Cloud service		Understanding
CO3			DT for Health care applications.		Applying
CO4		Explore the future of IC	OT for Health care applications		Applying
CO5			nentals of various block Chain Techniques and A Implementation of Blockchain in IoT		Applying
			COURSE CONTENT	ſS	
Unit I	Int	roduction to IoT		(08hrs)	COs Mapped – CO1
Home , S ,Wearable	mart e ,Sn	t City, Smart Energy, H	d Taxonomy ,Standardiz lealthcare ,IoT Automoti ial Internet ,Tactile Inter d Computing	ve ,Gaming, AR and V	
	and Internet of Things (IoT) Technologies				
Cloud Co	mpu	ting ,IoT Background, Io	Computing Models, Clo oT Devices and Connect Challenges, Issues, and	ivity, IoT Benefits and	
	<u> </u>	in Healthcare		(08hrs)	COs Mapped – CO3
Remote H	Iealt	011	n, Technology and Medi of Remote Health Monit lth Monitoring Usage	, 1 1	0,,

Unit IV	"IoT" Bright Future in Healthcare Industry	(08hrs)	COs Mapped –				
			CO4				
Scope of	IoT Information Accumulation, Device Integration, F	Real- Time Analytics, A	pps and Method				
Abridgme	Abridgment, Healthcare Industry, Benefits of IoT in Healthcare Industry, Smart Pills, Smart Beds, App						
Integratio	Integration. Technology of Smart Bed, Smart Wearable, Remote Health Monitoring, IOT- Enabled						
Applications							
Unit V	Blockchain in IoT Technologies	(08hrs)	COs Mapped –				

CO5Blockchain: An Overview, Generations of Blockchain --Blockchain 1.0: Bitcoin and Cryptocurrency ,
Blockchain 2.0: Smart Contracts and Ethereum , Blockchain 3.0: Convergence toward Decentralized
Applications, Blockchain 4.0: Seamless Integration with Industry 4.0, IoT Architecture and Systemic
Challenges , Challenge to Implementation of Blockchain in IoT, Application of Blockchain in IoT
Sector

Text Books

- 1. "Introduction of IOT" by Sudip Misra, Anandarup Mukherjee, Arijit Roy, Cambridge university press.
- 2. "Cloud Security and Privacy: An Enterprise Perspective on Risks and Compliance" Tim Mather, Subra Kumaraswamy, ShahedLatif, O'Reilly Media; 1 edition 2009
- 3. "Block Chain & Crypto Currencies" Anshul Kaushik, , Khanna Publishing House

Reference Books

- 1. "Internet of Things (A Hands-on-Approach)", Vijay Madisetti and ArshdeepBahga, 1st Edition, VPT, 2014
- 2. "Cloud Computing Bible", Barrie Sosinsky, Wiley-India, 2010
- "Mastering Blockchain: Deeper insights into decentralization, cryptography, Bitcoin, and popular Blockchain frameworks" Imran Bashir, Packt Publishing (2017).

	Stre	Strength of CO-PO/PSO Mapping					
	POs	5					
	1	2	3	4	5	6	
CO1	3	-	-	-	-	-	
CO2	3	-	-	2	-	-	
CO3	3	-	-	2	2	-	
CO4	3	-	-	2	2	-	
CO5	3	-	-	-	-	-	

	Guidelines for Continuous Assessment of Theory Course						
Sr. No.	Sr. No. Components for Continuous Assessment						
		Allotted					
1	Assignment:	20					
	Assignment No. 1 - Unit 1, 2 (10 Marks)						
	Assignment No. 2 - Unit 3, 4, 5 (10 Marks)						

ſ	2	Test	20
		Test 1 (15 Marks)	
		Test 2 (15 Marks)	



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

E. Y. M. Tech.(VLSI and Embedded System) Pattern 2024 Semester: II 2402515 : Lab Practice II						
Teaching Scheme:	Teaching Scheme:Credit Scheme:Examination Scheme:					
Practical : 06 hrs/week	03	OR: 50Marks Term Work: 50Marks				

The laboratory work will be based on completion of minimum two assignments/experiments confined to the following courses of that semester

- A. Real Time Embedded Systems
- B. ML in Chip Design
- C. Elective II Embedded Computing and Networking
- D. Elective II VLSI Architectures for DSP
- E. Elective II Advanced IoT Applications
- F. VLSI for AI & Neural Network

A. Real Time Embedded Systems

Course	Description		
Outcomes			
CO1	Design real time embedded Systems		
CO2	Interface Embedded system peripherals		

List of Experiments:

Unit	Content	CO Mapped
1	Design a automotive cruise control system monitoring different parameters of vehicle	CO1,CO2
2	Design a data acquisition system using RTOS using 10 sensors. System will be touch screen based	CO1,CO2
3	Develop embedded system require for IOT application	CO1,CO2
4	Develop embedded system for signal processing application. Use open source IDE for software development	CO1,CO2
5	Test the real time embedded system using open source software	CO1,CO2

	Strength of CO-PO/PSO Mapping						
	POs						
	1 2 3 4 5 6						
CO1	3		3	2	-	-	
CO2	3		3	2	-	-	

B.ML in Chip

Design

CourseOutcomes:

Course	Description
Outcomes	After successful completion of the course students will be able to
CO1	Understand the implementation procedures for the machine learning algorithms.
CO2	Identify and apply Artificial Intelligence to solve real world problems.

List of Experiments:

Unit	Contents	CO
No.		mapped
1	Plot neuron output over the range of inputs	CO1
2	Classification of linearly separable data with a perceptron	CO2
3	AI with Python – Supervised Learning: Classification	CO2
4	Write a program to construct a Bayesian network considering medical data. Use this model to demonstrate the diagnosis of heart patients using standard Heart Disease Data Set. You can use Java/Python ML library classes/API.	CO1
5.	Implement signal processing system on system on Chip	CO2

CO-PO Mapping for Practical

	Strength of CO-PO/PSO						
	Map	Mapping					
	POs						
	1 2 3 4 5 6						
CO1	2	-	3	-	-	-	
CO2	2	-	3	-	-	-	

C: ElectiveII Embedded Computing and Networking

Course Outcomes:

Course	Description				
Outcomes	On completion of the course, student will be able to,				
CO1	Illustrate instruction set for ARM processor and TI C55xx DSP processor				
CO2	Implement various addressing modes of CPU for TI C55XX				
CO3	Implement concept of operating system used for TI C55XX				

List of Experiments:

Sr.	Contents	CO mapped
No.	To study and simulate the instruction set for ARM 11.	CO1
2	To study and simulate the instruction set for TI C55XX	CO1, CO2
3	Implement various addressing modes for TI C55XX and compare.	CO1, CO2
4	Implement inter process communication in RTOS on TI C55XX	CO1, CO2, CO3
5	Implement task scheduling in RTOS on TI C55XX	CO1, CO2, CO3
6	Case study: Design of cell phones and digital still cameras	CO1, CO2, CO3

CO-PO Mapping

	Strength of CO-PO/PSO Mapping							
	POs							
	1 2 3 4 5 6							
CO1	-	-	3	3	-	-		
CO2	-	-	3	3	-	-		
CO3	-	-	3	3	-	-		

D: Elective II VLSI Architectures for DSP

Course	Description				
Outcomes					
CO1	Implement different DSP function using HDL				
CO2	Implement DSP function using different VLSI software				

List of Experiments:

Unit	Content	СО
		Mapped
1	Implement analysis of Music using DSP function	CO1,CO2
2	Implement Face recognition using DSP faction implement in hardware	CO1,CO2
3	Develop robot which work on speech command and implement on FPGA hardware	CO1,CO2
4	Implement different function of DSP such as circular convolution, IIR and FIR filter using hardware	CO1,CO2
5.	Implement VLIW architecture using FPGA hardware	CO1,CO2

	Strength of CO-PO/PSO Mapping						
	POs						
	1	2	3	4	5	6	
CO1	3		3	3	-	-	
CO2	3		3	3	-	-	

E.Elective II Advanced IoT Applications

Course	Description
Outcomes	
CO1	Implement different types of Cloud service .
CO2	Implantation of applications of IOT in different services, Cloud computing and
	Bigdata.

List of Experiments:

Unit	Content	Bloom's Taxono my Level	CO Mapp ed
1	Compare different Cloud Computing Service and Deployment Models in terms of their working and implementation.	4	CO1
2	Bulid and test any one IoT-Based application in Healthcare Devices with the help of node MCU(do not use aurdino)	4	CO 2
3	Implement a data-Centric Framework for Development and Deployment of Internet of Things Applications in Clouds	4	CO 2
4	Implement Sustainable Water Supply system with the help of Schematic Development of Big Data Collection using Internet of Things (IoT)	4	CO 2
5.	Design and Developed IOT system for agriculture application	5	CO 2

	Strength of CO-PO/PSO Mapping						
	POs						
	1	2	3	4	5	6	
CO1	3	2	-	-	-	-	
CO2	3	2	-	-	3	-	

F.VLSI for AI & Neural

Network Course Outcomes:

Course	Description		
Outcomes	After successful completion of the course students will be able to		
CO1	Apply basic principles of AI		
CO2	Analyze applications of AI techniques in intelligent agents		
CO3	Demonstrate in intelligent agents, expert systems, artificial neural networks		
CO4	Develop applications in an 'AI language', expert system shell, or data mining		

	tool.
CO5	Applying scientific method to models of machine learning.

List of Experiments:

Unit	Contents	CO mapped
No.		
1	Implement a neural network for any suitable application.	CO3,CO4
2	Implement genetic algorithms for any suitable application.	CO3,CO4
3	Design neural network to identify and control nonlinear systems using MATLAB.	CO4
4	Design and how to supervised and unsupervised artificial neural networks	CO4
5	Data fitting, clustering and pattern recognition using neural network toolbox in MATLAB.	CO5

CO-PO Mapping for Practical

	Stren	Strength of CO-PO/PSO Mapping					
	POs					-	
	1	2	3	4	5	6	
CO1	3	-	-	3	-	-	
CO2	3	-	-	3	-	-	
CO3	-	-	3	-	-	3	
CO4	-	-	3	-	-	3	
CO5	-	3	-	3		3	



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

		Fech.(VLSI and Embe Pattern 2024 Semester	•	
		2402516: Seminar I	1.11	
Teaching	ng Scheme: Credit Scheme: Examination Scheme:			
Practical	:04hrs/week	02	Oral: 50Marks TermWork: 50Marks	
Prerequi	site Courses, if any: Semice	onductor Theory, Mathe	ematics	
Course C	Outcomes: On completion of	f the course, students w	ill be able to-	
		Course Outcomes		Bloom's Level
CO1	Implement a minor proj	ject based on VLSI and	Embedded System.	Applying
CO2	Effectively communica	te by delivering present	ation on a given topic	Analyzing
CO3	Prepare a detailed semi	nar report using LATEX	Κ.	Applying
		COURSE CONTEN	ITS	
	Semin		(32hrs)	COs Mapped – CO1,CO2,CO3
	emester. In the seminar result of the semin	1	· ·	sfactory completion
		Text Books		
NA				
		Reference Books		
1. Ra	ymund F. Wood, Bibliograp	hy and the Seminar, Vo	1. 9, No. 1 (Summer, 20	03)
2. Bo Edition. 20	rden, Iain and Katerina Rue 014.	di Ray. The Dissertation	n: A Guide for Architec	ture Students. Thir
	rabian, Kate L. A manual fo			

	Strength of CO-PO/PSO Mapping POs					
	1	2	3	4	5	6
CO1	2	-	3	2	-	-
CO2	_	3	-	-	-	-
CO3	_	3	_	_	_	-



K.K.Wagh Institute of Engineering Education and Research, Nashik

Department of Electronics and Telecommunication Engineering

(Autonomous from Academic Year 2022-23)

	240 p (LAT	Fech.(VLSI and Embed Pattern 2024 Semester 2517: Software applica rofessional skill upgrad FEX, Power Point & am	: II tion for ation p;Excel)	
Teaching	g Scheme:	Credit Scheme:	Examination Schen	ne:
Practical	: 04hrs/week	02	Continuous Assess Oral: 50 Marks	ment:50Marks
Prerequi	site Courses, if any: Micros	soft Office		
Course (Dutcomes: On completion o	f the course, students wil	l be able to–	
		Course Outcomes		Bloom's Level
CO1	Create different types o	f documents in Latex		Applying
CO2	Created ifferent types of	f documents in Powerpoin	nt	Applying
CO3	Create different types o	f documents in Excel		Applying
		COURSE CONTENT	ſS	I
Unit I	Introduction to Latex		(06hrs)	COs Mapped – CO1
LaTeX, or Styling Pa customizi columns.	on to LaTeX, its installation rganizes content into section ages: Review of different pa ng header and footer, chan Formatting Content in La	s using the article and bo oper sizes, examines pack nging the page orientation	ok class of LaTeX. cages, format the pag	ge by setting margins, cument into multiple COs Mapped -
pages, an	c concentrates on formattined adding bullets and num mathematics.			
Unit III	Tables and Images in Late	X	(06hrs)	COs Mapped – CO1
and handl	starts by creating basic table ing situations where a table plore different properties lik	exceeds the size of a page	, ,	
	PowerPoint		(06hrs)	COs Mapped – CO2
	powerpoint, Create Presenta s to slides, Work with Graph	· ·	· · · · ·	· ·

Unit V	Microsoft Excel	(06hrs)	COs Mapped –
			CO3
× 1	ben and view a workbook, Work with cell references, Create and edit charts and graphics, Filter and sort tal		
	Text Books		
1. A.]	Diller, LaTeX Line by Line, published by Wiley.		
	Reference Books		
W	. Goossens, F. Mittelbach, and A. Samarin, The LaTelesley, ISBN 0-201-54199-8		2
	Wolch Making ToY Work muhlished by O'D silly &	Agganiatas ISDN 1	56502 051 1

2. N. Walsh, Making TeX Work, published by O'Reilly & Associates, ISBN 1-56592-051-1

	Strength of CO-PO/PSO Mapping					
	POs					
	1	2	3	4	5	6
CO1	2	2	-	-	2	-
CO2	2	2	-	-	2	-
CO3	2	2	-	-	2	-

Sr. No.	Components for Continuous Assessment	Marks Allotted
1	Assignment:	25
	 Create a Latex Report Containing Chapter, Sections, Subsections, Figures (5 Marks) Create a Latex Documents which uses mathematical Equations and Tables (5 Marks) Create a Research Paper document in Latex (5 Marks) Create a Seminar Report in Microsoft Powerpoint (5 Marks) Create an Excel Document which performs following tasks: Create Sheets, Create Tables, Insert Tables & Figures, Use of equations, Use Filters, import and export documents. (5 Marks) 	



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	F. Y. M. Tech. Pattern 2024 Semester: III 2407601: Communication Buses and standa	urds		
Teaching Scheme:	Credit Scheme:	Credit Scheme: Examination Sch		
Practical : 03Hrs / Week	03	Mid Sem I Marks End Sem I Marks Continuou Marks		
Prerequisite Courses, if a	any: UG Courses on Basics of Microcontrollers	and Interfa	cing	
Course Outcomes: On co	ompletion of the course, students will be able to	—		
	Course Outcomes		Bloom's Level	
C01	Explain Low speed serial bus Features, Di I2C, SPI Protocols, Design RS232 based s		Understand Create	
CO2	Describe Physical Interface ,Differentiate Physical Interface Compare I2C, SPI Applications	5		
CO3	Explain CAN Architecture , Describe CA Structure ,Compare I2C and SPI Applicat	Explain CAN Architecture, Describe CAN Frame		
CO4	Explain USB Data control Frame Transfer USB Enumeration ,Illustrate Descriptors	r, Describe	Understand, Apply	
CO5	Explain PCIe Configuration space ,Descrip Protocol,Discuss PCIe Enumeration	be PCIe	Understand	
	COURSE CONTENTS			
Unit I	Low speed serial bus architecture:	(03hrs)	COs Mapped – CO1	
Serial Buses RS232, I2C,	SPI Features, Frame structure, Control signals,	Limitations	•	
Unit II	Low speed serial bus physical interface	(03hrs)	COs Mapped – CO2	
	85, I2C, SPI, Physical Interface, Configuration a	and applicat	ions	
Unit III	CAN Architecture:	COs Mapped – CO3		
Features, Architecture, Fra	ame structure, Physical Interface, Data transmis	sion, Applic	cations.	
Unit IV	USB Architecture: Transfer types, Enumeration, Descriptor types and contents, Device driver.	(03hrs)	COs Mapped – CO4	
Unit V	PCI Architecture:	(03hrs)	COs Mapped – CO5	

Revisions, Features, Configuration space, Hardware protocols, Applications.

Text Books

- 1. "Serial Port Complete: COM Ports, USB Virtual COM Ports, and Ports for Embedded Systems" by Axelson, Complete Guides Series.
- 2. "USB complete" by Axelson, Lakeview Research, 2015.

Reference Books

3. "PCI Express Technology" by Mike Jackson, Mindshare Press.

4. "A Comprehensible Guide to Controller Area Network" by Wilfried Voss, Copperhill Media Corporation.

Gui	Guidelines for Continuous Assessment of Theory Course				
Sr. No.	Components for Continuous Assessment	Marks Allotted			
1	Assignment: Assignment No. 1 - Unit 1, 2 (10 Marks) Assignment No. 2 - Unit 3, 4, 5 (10 Marks)	20			
2	Test Test 1 (15 Marks) Test 2 (15 Marks)	20			



K.K.Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

	S. Y. M. Tech. (VLSI and Embedded Sy Pattern 2024 Semester: III 2407601: Automotive embedded Product Dev				
Teaching Scheme:	Credit Scheme:	Examination S	Scheme:		
Theory :03 hrs/week	03	InSem Exam: Continuous A 20Marks End Sem Exa 60Marks	ssessment:		
Prerequisite Courses	, if any: UG Courses on Basics Embedded system	ns, automotive s	systems.		
Course Outcomes: O	n completion of the course, students will be able	to-			
	Course Outcomes		Bloom's Level		
CO1	CO1 Automotive Embedded technology with imparting domain knowledge in Electrical circuits, electronic devices, information technology and communication engineering to develop inter-process communication techniques based on hardware– software approaches for real time process automations.				
CO2	Research contributions in Embedded System 7 an ability to design and construct hardware an systems, component or process keeping in tun developments and Industry requirements parti electrical and allied consumer electronics indu				
CO3					
CO4	Identification of problems in major issues of Systems, analyze problems, co- ordinate throu in design & developments and solve them usin knowledge base of Embedded Technology	Electrical ugh all options	Analyze		
CO5					
	COURSE CONTENTS				
Unit I	Electronics in the Automobile:	(08hrs)	COs Mapped – CO1		
Door control modules, Restraint systems and management, Infotain Navigation systems, N	d convenience electronics, Vehicle power supply Safety electronics: active safety systems: ABS, A their associated sensors in an automobile, Powert ment electronics: Dashboard/instrument cluster, C fultimedia systems, Cross application technologie	ASR, ESP,Passi rain Electronics Car audio, Telem	ve safety systems: :: Gasoline engine natics systems,		
system. Unit II	Drive By Wire:.	(08hrs)	COs Mapped –		

			CO2
e 11	ortunities of X-by-wire, System & design re	equirements, steer-by-v	vire, brake-by-wire
Suspension-by wire,	as-by-wire, Power-by-wire, Shift by wire		
Unit III	Hardware Modules:	(08hrs)	COs Mapped – CO3
Basic sensor arrange	ment, Types of sensors such as- oxygen ser	nsors, Crank angle pos	ition sensors- Fuel
-	eed sensors and destination sensors, Attitud	· • • •	
	ss flow sensors, Throttle position sensor, So		
Unit IV	Electronic Ignition systems	(08hrs)	COs Mapped – CO4
	nent, Deceleration learning and ideal speed n, Exhaust emission control engineering.		
Unit V	Automotive Embedded System:	(08hrs)	COs Mapped – CO5
-	ocontroller based system, Recent advances g CAN bus, Case study- Cruise control of c	· · ·	· 1
	Text Books		
NA			
NA	Reference Books		
NA	Reference Books		

	Streng	Strength of CO-PO/PSO Mapping					
	POs						
	1	2	3	4	5	6	
CO1	-	-	2	3	-	-	
CO2	3	-	-	-	-	3	
CO3	-	3	3	3	-	-	
CO4	3	-	3	3	2	-	
CO5	-	-	-	3	-	3	

Guidelines for Continuous Assessment of Theory Course				
Sr. No.	Components for Continuous Assessment	Marks Allotted		
1	Assignment: Assignment No. 1 - Unit 1, 2 (10 Marks) Assignment No. 2 - Unit 3, 4, 5 (10 Marks)	20		
2	Test Test 1 (15 Marks) Test 2 (15 Marks)	20		



	S. Y. M. Tech.(VLSI and Embedded S Pattern 2024 Semester: III 2407601: Embedded Systems Secu				
Teaching Scheme:	Credit Scheme:	Examinatio	n Scheme:		
Theory :03 hrs/week	03	InSem Exam: 20Marks Continuous Assessment: 20Marks End Sem Exam: 60Marks			
Prerequisite Courses, if an	y: Embedded Systems, Microcontroller				
Course Outcomes: On com	pletion of the course, students will be abl	e to-			
	Course Outcomes		Bloom's Level		
C01	Recognize vulnerabilities, attacks and r protection mechanisms for embedded s		Understanding		
CO2	Analyze and evaluate software vulnera attacks on operating systems		Analyzing		
CO3	Identify terms/concepts relevant to emb cryptography	dentify terms/concepts relevant to embedded Apply			
CO4	Develop and deploy solutions for secur embedded software and data protection	Develop and deploy solutions for security of embedded software and data protection			
CO5	Analyze Embedded Network Transactions		Analyzing		
	COURSE CONTENTS		•		
Unit I	Introduction to Embedded Systems	(08hrs)	COs Mapped – CO1		
Multiple Independent Levels Security Requirements, Acce	eats Systems Software Considerations: R of Security, Microkernel versus Monolitl ss Control and Capabilities, Hypervisors gement, Assuring Integrity of the TCB	n, Core Embe	edded Operating System		
Unit II	Secure Embedded Software Development:	(08hrs)	COs Mapped – CO2		
Architecture, Least Privilege	Assurance Software Engineering, Minim Secure Development Process, Independer Berver, Model-Driven Design	-	· •		
Unit III	Embedded Cryptography:	(08hrs)	COs Mapped – CO3		
Agreement, Public Key Auth	Ciphers, Authenticated Encryption, Publentication, Elliptic Curve Cryptography, om Number Generation, Key Managemen	Cryptograph	ic Hashes, Message		
Unit IV	Data Protection Protocols for Embedded Systems:	(08hrs)	COs Mapped – CO4		

Data-in-Motion Protocols	, Data-at-Rest Protocols	·	
Unit V	Emerging Applications:	(08hrs)	COs Mapped – CO5
Embedded Network Trans Next-Generation Software	sactions, Automotive Security, Secure e-Defined Radio	Android,	
	Text Books		
NA			
	Reference Books		
2. Security in Embedd	s security by David Kleidermacher an ed Devices by Gebotys, Catherine H., Sp ed Secutity by Stapko T., Elsevier publ	ringer Publication.	cher, Elsevier publication

	Strength of CO-PO/PSO Mapping						
	POs						
	1	2	3	4	5	6	
CO1	-	-	2	3	-	-	
CO2	3	-	-	-	-	3	
CO3	-	3	3	3	-	-	
CO4	3	-	3	3	2	-	
CO5	-	-	-	3	-	3	

Guidelines for Continuous Assessment of Theory Course				
Sr. No.	Components for Continuous Assessment	Marks Allotted		
	Assignment: Assignment No. 1 - Unit 1, 2 (10 Marks) Assignment No. 2 - Unit 3, 4, 5 (10 Marks)	20		
2	Test Test 1 (15 Marks) Test 2 (15 Marks)	20		



}

K. K. Wagh Institute of Engineering Education and Research, Nashik Department of Electronics and Telecommunication Engineering (Autonomous from Academic Year 2022-23)

S. Y. M. Tech.						
Pattern 2024 Semester: III						
2402602: Introduction to Constitution						

Teaching	g Scheme:	Credit Scheme:		
Theory :	02 hrs/week	02 Continuous Comprehensive Evaluation: 20 Marks End Sem Exam: 30 Marks		
Prerequi	site Courses, if any: -			
To Enable To underst To underst To unders controller To underst	Objectives: the student to understand the and the structure of executive and philosophy of fundame tand the autonomous nature and auditor general of India and the central and state rel	ve, legislature and judicia ntal rights and duties re of constitutional bodi- and election commission ation, financial and admin	ry es like Supreme Cou o of India. nistrative.	urt and high court,
Course (Dutcomes: On completion o	Course Outcomes	ll be able to–	Bloom's Level
CO1	To acquaint the students v India and help those to und India and philosophy behin	n		
CO2	To understand historical b importance for building government, the structure	n L1		
CO3	To apply the knowledge knowledge in strengther sustaining democracy.			
CO4To evaluate Preamble, Fundamental Rights and Duties, ZillaPanchayat, block level organization, various commissions of viz SC/ST/OBC and womenL				
		COURSE CONTENT	Ϋ́S	•
Unit I	Philosophy of The Indian	Constitution	(05hrs)	C O 1
Source and Democrac	onal History of India, Role of d Objects, Sovereign and Re y, Justice – Social, Economi Equality – Status and Oppor	public, Socialist and Sec ic and Political, Liberty –	cular, Democratic – S Thought, Expression	ocial and Economic n, Belief, Faith and
	Fundamental Rights		(10 hrs)	C O2
Right to ea	quality, Right to freedoms, F	Right against exploitation	, Right to freedom of	religion, Cultural

and educa	ational rights, Right to property, Right to constitutional	l remedies				
Unit	Directive Principles of State Policy	(08hrs)	CO3			
III						
Equal Jus	tice and free legal aid, Right to work and provisions f	for just and humane	conditions of work,			
Provision	for early childhood, Right to education and SC,ST, w	eaker section, Unif	form Civil Code,			
Standard	of Living, nutrition and public health, Protection and	improvement of env	vironment, Separation			
of Judicia	ry from executive, Promotion of International peace a	and security				
Unit	Fundamental Duties	(08hrs)	CO4			
IV						
Duty to a	bide by the Constitution, Duty to cherish and follow t	he noble ideals, Du	ty to defend the			
country a	nd render national service, Duty to value and preserve	e the rich heritage of	f our composite			
culture, D	Outy to develop scientific temper, humanism ,the spirit	t of inquiry & reform	n, Duty to safeguard			
public pro	operty and abjure violence, Duty to strive towards exc	ellence				
	Text Books					
1. D.D.	Basu, Introduction to the Constitution of India, Lexis	Nexis				
2. Granv	ville Austin, The Constitution of India: Cornerstone of	f a Nation,				
3. Oxfoi	d University Press					
4. Subha	ash Kashyap, Our Constitution, National Book Trust					
5. M.P	lain, Indian Constitutional Law, LexisNexis					
	Reference Books					
1. V.N.	Shukla, Constitution of India, Eastern Book Company	y				
2. P. M.	Bakshi, The Constitution of India, Universal Law Pub	olishing				
3. M.V.	Pylee, Constitutional Government in India, S. Chand					
4. V. S. 1						
5. Brij K	Lishore Sharma: Introduction to the Indian Constitutio	n, 8th Edition, PHI	Learning Pvt. Ltd.			
6. Granv	ville Austin: The Indian Constitution: Cornerstone	of a Nation (Cla	ssic Reissue), Oxford			
Unive	ersity Press.					
7. Subha	ash C. Kashyap: Our Constitution: An Introduction	to India's Constitut	tion and constitutional			
1						

Law, NBT, 2018.

	Strength of CO-PO Mapping						
CO	POs						
	1	2	3	4	5	6	
CO 1	-	2	-	2	-	0	
CO 2	1	-	-	-	2	5	
CO 3	2	-	4	3	-	6	
CO 4	-	3	0	2	-	-	

	Guidelines for Continuous Comprehensive Evaluation of Theory Course					
Sr. No.	Sr. No. Components for Continuous Comprehensive Evaluation					
1	Assignments	10				
2	Mini Project	10				
	Total	20				

		S. Y. M. Tech.			
		Pattern 2024 Semester	: III		
	2	402603: Dissertation Sta	ge I		
Teaching Scl	heme:	Credit Scheme:	Examination Scheme:		
Practical : 2	0 hrs/week	10	TW: 100 Marks		
			OR: 50 Marks		
Prerequisite	Courses, if any: VLSI	and Embedded software	-		
Course Obje	ctives:				
1. To pr	ovide best possible so	lutions to complex eng	ineering problems in f	ield of Structural	
Engin	eering.				
2. To dev	velop research ethics, pro	pject planning skills and a	ability to work in a team	n	
Course Outo	comes: On completion o	f the course, students wil	l be able to-		
		Course Outcomes		Bloom's Level	
CO1	Discover the complex e	engineering problems in S	Structural Engineering.	6	
CO2	Review the available lin complex engineering pr	2			
CO3	Choose the best suitabl	e techniques for most opt	3		
CO4	Plan various activities f	for smooth working of pro	oject.	3	
CO5	Discover the complex e	engineering problems in S	Structural Engineering.	5	
		COURSE CONTENT	ſS		
Unit I Pro	blem Identification:		-	CO1, CO2	
Based on prin	mary literature review,	field observations, case s	studies, a problem is to	be identified and	
defined prope	orly by the student.				
Unit II Lite	erature Review:		-	CO1, CO2, CO3	
Student shoul	d refer national and inter	rnational journals, procee	dings of national and in	ternational	
seminar/ conf	erences, magazines, Coc	les, Design Manuals and	patents etc.		
Unit III Ain	n, Objectives and Meth	odology:	-	CO3, CO4	
For solution c	of problem aim of the pro-	oject should be clearly de	fined in terms of objecti	ves and to	
achieve those	objectives; methodolog	ies need to be planned.			
Unit IV The	eoretical Contents & P	-	CO2, CO3, CO4		
Theoretical co	ontent in a particular reso	earch area is to be studied	and should be included	l in a report.	
Based on Methodology project planning is to be done for smooth working of project.					
Unit V Pre	liminary work:		-	CO3, CO4	
Preliminary w	vork like data collection,	material testing, mix des	sign, specimen design, g	eometry	
finalisation et	c should be carried whic	h is required for further e	experimental work/analy	/sis.	

Text Books

- 1. Borden, Iain and Katerina Ruedi Ray. The Dissertation: A Guide for Architecture Students. Third Edition. 2014.
- 2. Turabian, Kate L. A manual for writers of term papers theses, and dissertations. 7th ed., 2007.

Reference Books

1. John Bowden, Writing A Report, 9th Edition: How to Prepare, Write & Present Really Effective Reports, June 2011.

	Strength of CO-PO Mapping						
CO	POs						
	1	1 2 3 4 5 6					
CO 1	3	3	3	3	3	3	
CO 2	3	3	3	3	3	3	
CO 3	3	3	3	3	3	3	
CO 4	3	3	3	3	3	3	

Guidelines for Term work Assessment

Review I- 50 marks, Review-II- 50 marks, Final report – 50 Marks.

Total of 150 marks will be converted to 100 marks.



S. Y. M. Tech.

Pattern 2023 Semester: III

2402604: Internship

Teaching Scheme:	Credit Scheme:	Examination Scheme:
Practical : 04 hrs/week	02	TW: 100Marks
		OR: 100Marks
Prerequisite Courses, if any:	-	
Course Objectives:		

Course Objectives:

- **1.** Explore career alternatives prior to post graduation.
- 2. Integrate theory and practice.
- 3. Develop work habits and attitudes necessary for job success.

4. Develop communication, interpersonal and other critical skills in the job interview process

Course Outcomes: On completion of the course, students will be able to-

Describe, analyze, and synthesize their learning experience in the internship in the form of an internship seminar report. Demonstrate the application of knowledge and skill sets acquired from the course and workplace in the assigned job functions	2		
Demonstrate the application of knowledge and skill sets acquired from the course and workplace in the assigned job functions	2		
from the course and workplace in the assigned job functions	2		
·			
Articulate new learning from the internship experience in the form of	3		
an oral presentation			
CO4 Summarize meaningful and practical experience in their chosen field.			
Adapt professional ethics by displaying positive disposition during	5		
internship			
COURSE CONTENTS			
Internship Experience: Review and Reflection -	CO1		
I	an oral presentation Summarize meaningful and practical experience in their chosen field. Adapt professional ethics by displaying positive disposition during internship COURSE CONTENTS		

play a key role in student development and learning during the internship. Students will keep an internship journal in which they respond to the questions/issues listed below as instructed.

Unit II Description of Assignments - CO2	
--	--

Discussion and reflection sessions take place on a weekly basis. Students are expected to discuss experiences in the internship, reflect on the professional learning process, and respond to any prompts assigned by the internship instructor. These discussion and reflection sessions are key elements for personal, academic, and professional development during the internship. Depending on the circumstances, these sessions may be held in person or virtually.

CO3

CO4

CO5

Unit III Internship Performance

This evaluation by the internship coordinator assesses the student's internship experience, overall professional achievements, and self-growth.

Unit IV Oral Presentation-

In the presentation, student should provide a succinct and clear description of the internship experience, a brief history of the organization where you interned, the activities undertaken, and key insights gained that are related to the core program themes

Unit V Progress Reports

The progress report should document the student's progress toward achieving their learning objectives during the internship. Students also document the challenges they face and how they try to deal with those challenges. Students submit two progress reports in the course of their internship experience.

Text Books

- 1. Mutua, K., &Swadener, B. B. (2011). Decolonizing research in cross-cultural contexts: critical personal narratives. Albany, NY: SUNY Press
- Sweitzer, H. F., & King, M. A. (2004). The successful internship: transformation and empowerment in experiential learning. Belmont, CA: Brooks/Cole. [Chapters 4-6.]
- 3. Crang, M., & Cook, I. (2012). Doing ethnographies. Los Angeles: Sage. [Pages 131-146.]
- Sweitzer, H. F., & King, M. A. (2004). The successful internship: transformation and empowerment in experiential learning. Belmont, CA: Brooks/Cole. [Chapter 9-12.]

Reference Books

- Booth, W. C., Colomb, G. G., Williams, J. M., Bizup, J., & Fitzgerald, W. T. (2016). The craft of research. Chicago: The University of Chicago Press. [Chapters 13-17.]
- Sweitzer, H. F., & King, M. A. (2004). The successful internship: transformation and empowerment in experiential learning. Belmont, CA: Brooks/Cole. [Chapters 13-14.]

		Strength of CO-PO Mapping						
CO		POs						
	1	1 2 3 4 5 6						
CO 1	3	1	3	2	2	3		
CO 2	3	1	3	3	3	3		
CO 3	3	2	2	2	1	2		
CO 4	2	3	2	2	2	2		
CO 5	-	-	-	-	3	3		

Guidelines for Term work Assessment

Review I- 50 marks, Review-II- 50 marks, Final report – 50 Marks.

Total of 150 marks will be converted to 25 marks.



		S. Y. M. Tech.			
		Pattern 2023 Semeste	r: IV		
	24	102611: Dissertation Sta	nge II		
Teaching Scheme: Credit Scheme: Examination Schem				•	
Practical : 32 hrs/week		16	Term Work: 200 Mark, Oral:100 Marks		
Prerequi	isite Courses, if any: Know	ledge of VLSI and Em	bedded processor		
Course C	Objectives:				
1. To	o solve complex engineering	problems in field of VL	SI and Embedded		
2. To	o develop research attributes	, presentation skills.			
Course (Dutcomes: On completion o	f the course, students wi	ll be able to-		
		Course Outcomes		Bloom's Level	
CO	Apply appropriate tech	niques and tools to solve	3		
CO2	2 Interpret and validate the	ne results.	5		
CO3	B Exhibit good communi society	cation skill to the engine	eering community and	5	
CO4	Demonstrate profession	hal ethics and work culture	5		
COS	5 Show contribution in e	fficient technology trans	fer to the society.	5	
		COURSE CONTEN	TS		
Unit I	Experimental work-fabric	ation/Analysis of	-	CO1, CO2, CO5	
	collected data/numerical i	nvestigation or			
	software modelling				
Based on	the preliminary tests, design	s actual work should be	carried out in a laborate	ory.	
Unit II	Testing/ Analysis:		-	CO1, CO2, CO5	
Testing of	f specimens in case of experi	mental work Or analytic	cal study/ software analy	vsis or	
mathemat	tical modelling by considerir	ng various parameters.			
Unit III Results, discussion and con		nclusion	-	CO1, CO2, CO4, CO5	
Results of	l f experimental/numerical inv	vestigation should be arra	anged in terms of charts		
	ssion should be written in re	-	-		
		outcome of the project s	haveld ha avaluated		

Unit IV	Project Report	-	CO3, CO4, CO5				
Report wr	Report writing and publication of research paper.						
	Text Books						
	n, Iain and Katerina Ruedi Ray. The Dissertation: An. 2014.	Guide for Architectur	e Students. Third				
2. Turabian, Kate L. A manual for writers of term papers theses, and dissertations. 7th ed., 2007.							
	Reference Books						
1. John	Bowden, Writing A Report, 9th Edition: How to P	repare, Write & Preser	t Really Effective				

	Strength of CO-PO Mapping					
CO	POs					
	1	2	3	4	5	6
CO 1	3	3	3	3	3	3
CO 2	3	3	3	3	3	3
CO 3	3	3	3	3	3	3
CO 4	3	3	3	3	3	3

Guidelines for Term work Assessment

Review I- 50 marks, Review-II- 50 marks, Final report – 50 Marks.

Reports, June 2011